

Table of Contents

OPTIMAL FSMD PARTITIONING FOR LOW POWER	1
<i>Nainesh Agarwal and Nikitas Dimopoulos</i>	
SOFTWARE ENABLEMENT FOR MULTICORE ARCHITECTURES	12
<i>David Bernstein</i>	
THE FUTURE OF COMPUTING: VLSI, STORAGE, AND NETWORKS REFLECTIONS ON A LEGACY OF INNOVATION.	19
<i>Bart Blaner</i>	
HIGH-PERFORMANCE INTERCONNECTION NETWORKS: A KEY COMPONENT IN FUTURE SYSTEMS	27
<i>José Duato and Federico Silla</i>	
SUPER SOC: PUTTING THE WHOLE (AUTONOMOUS) SYSTEM ON THE CHIP (ASOC) .	34
<i>Michael J. Flynn</i>	
THE VON NEUMANN SYNDROME	42
<i>Reiner Hartenstein</i>	
INTERPROCESSOR COMMUNICATION SEEN AS LOAD-STORE INSTRUCTION GENERALIZATION	55
<i>Manolis G. H. Katevenis</i>	
SELF-OPTIMIZING AND SELF-VERIFYING DESIGN: A VISION	69
<i>Wayne Luk</i>	
COMPILED CODE ACCELERATION ON FPGAS	80
<i>Walid A. Najjar, Ayse Betul Buyukkurt, Zhi Guo, Jason R. Villareal, John Cortes and Abhishel Mitra</i>	
MICROPROCESSOR PERFORMANCE, PHASE 2 HARNESSING THE TRANSFORMATION HIERARCHY	87
<i>Yale N. Patt</i>	
VECTORIZED AES CORE FOR HIGH-THROUGHPUT SECURE ENVIRONMENTS	91
<i>Miquel Pericàs, Mateo Valero, Ricardo Chaves, Georgi N. Gaydadjiev and Stamatis Vassiliadis</i>	
CUSTOMIZABLE EMBEDDED SYSTEM ARCHITECTURES	101
<i>Peter Petrov and Alex Orailoglu</i>	

FUTURE RESEARCH IN COMPUTER ARITHMETIC	114
<i>Eric Schwarz</i>	
FUTURE SUPERSCALAR PROCESSORS BASED ON INSTRUCTION COMPOUNDING...	121
<i>Jim E. Smith</i>	
THE PARADIGM SHIFT TO MULTI-CORES: OPPORTUNITIES AND CHALLENGES	132
<i>Per Stenström</i>	
FROM ADAPTIVE TO SELF-TUNED SYSTEMS	137
<i>Sudhakar Yalamanchili, Subramanian Ramaswamy and Gregory Damos</i>	