MOLEN PhD/MSc theses
The documents distributed by this server have been
provided by the contributing authors as a means to ensure timely
dissemination of scholarly and technical work on a noncommercial
basis. Copyright and all rights therein are maintained by the
authors or by other copyright holders, notwithstanding that they
have offered their works here electronically. It is understood
that all persons copying this information will adhere to the terms
and constraints invoked by each author's copyright. These works
may not be reposted without the explicit permission of the
copyright holder. 2007
R. Chaves , Secure Computing on Reconfigurable Systems BibTeX ) D.R.H. Calderón , Arithmetic Soft-Core Accelerators BibTeX ) I. Antochi , Suitability of Tile-Based Rendering for Low-Power 3D Graphics Accelerators BibTeX )
2006
J.W. van de Waerdt , The TM3270 Media-processor BibTeX )
2004
J. Nikara , Application-Specific Parallel Structures for Discrete Cosine Transform and Variable Length Decoding BibTeX ) M. Sima , The ρTriMedia Processor BibTeX ) G. Kuzmanov , The Molen Polymorphic Media Processor BibTeX )
2002
S. Wong , Microcoded Reconfigurable Embedded Processors BibTeX )
2001
C. J. Glossner , The Delft-JAVA engine BibTeX )
1999
E. A. Hakkennes , Multimedia hardware accelerators , January 1999, PhD Thesis (BibTeX )
2010
H. Mushtaq , A Runtime Profiler for Polymorphic Computing Platforms BibTeX ) M Berkhoff , Analysis and Implementation of the H.264 CABAC entropy decoding engine BibTeX ) A.A.C. Brandon , General Purpose Computing with Recon figurable Acceleration BibTeX )
2009
M Roumi , Implementing Texture Feature Extraction Algorithms on FPGA BibTeX )
2008
T. van As , ρ-VEX: A Reconfigurable and Extensible VLIW Processor BibTeX )
2007
S.D. Breijer , Memory organization of the Molen prototype BibTeX ) W.M. van Oijen , Implementation of a Polymorphic Floating-Point Matrix Multiplication Unit cum laude (BibTeX ) S.J. Raaijmakers , Run-Time Partial Reconfiguration on the Virtex-II Pro BibTeX ) J. Hofman , Speeding up MPEG-4 colorspace conversion BibTeX ) B. Regelink , Modular Embedded Platform Design for Physical Asset Management , December 2007, MSc Thesis (BibTeX ) N Mitas , Design Partitioning for Custom Hardware Emulation BibTeX ) D. Lampridis , High speed reconfigurable computation for electronic instrumentation in space applications BibTeX )
2006
N.T. Quach , Real-time Sky-detection Implementation BibTeX ) G. Savir , Scalable and Reconfigurable Digital Front-End for SDR Wideband Channelizer BibTeX ) E.P.M. van Diggele , Translation of SystemC to Synthezisable VHDL BibTeX ) G Stoevelaar , Design of an FFT-ECBAQ data compression FPGA implementation for radar imaging satellites , CE-MS-2006-13, Delft, the Netherlands, July 2006, MSc Thesis (BibTeX ) I. Koryfidis , Power Aware HW/SW Partitioning for a DVB-H Receiver Module BibTeX ) V. van Adrighem , Tiny Linux kernel for minimalistic embedded systems , pp. 80, April 2006, CE-MS-2006-01, MSc Thesis (BibTeX ) H. J. Visser , Minimalistic Platform for Linux Enabled Embedded Systems , pp. 95, April 2006, CE-MS-2006-02, MSc Thesis (BibTeX )
2005
C. Strydis , Implantable microelectronic devices BibTeX ) v/d Waal , Motion estimation algorithms with reduced memory bandwidth requirements and motion vector candidate evaluations BibTeX ) G. de Goede , Accelerating the XviD IDCT on DAMP BibTeX )
2004
L. Huang , Heuristic Algorithms for Primitive Traversal Acceleration in Tile-Based Rasterization BibTeX ) R. Ashruf , The AES targeted on the MOLEN processor BibTeX ) A. Bezemer , Modular TTA Processor Generation and a Power Model for TTA Processors , pp. 82 p., November 2004, MSc Thesis (BibTeX ) BibTeX ) J. Eilers , DAMP: Design of the Delft Altera-based Multimedia Platform BibTeX ) W. Zwart , TR-DAMP: Testing and redesigning the Delft Altera-based Multimedia Platform BibTeX ) S. Suijkerbuijk , Performance Evaluation of Interleaved Multithreading in VLIW Architectures BibTeX )
2003
R. Eggermont , PROSA: Profiling-based State Assignment for Low Power Dissipation BibTeX ) G. A. Fossung , Performance Evaluation of Adders on FPGA's BibTeX ) P. J. de Langen , Adapting the Cache Line Size to Reduce Off-Chip Memory Traffic BibTeX ) A. Snirpunas , Mapping of Motion Estimation on a VLIW Processor Template BibTeX ) B. An , Vectorization of MPEG4 Kernels on the CVP BibTeX ) D. Bao Linh , Vectorization of Digital Filters for CVP BibTeX ) G. A. Fossung , Performance Evaluation of Adders on FPGAs , June 2003, MSc Thesis (BibTeX ) Software Solution for Entropy Decoding on TM32 BibTeX )
2002
G. Luo , Synthetic Microcode Benchmark Generation BibTeX ) B. Zafarifar , Microcodable Discrete Wavelet Transform BibTeX ) P. Shrestha , MIPS Augmented with Wavelet Transform: Performance Analysis BibTeX )